Facet browsing currently unavailable
Page 2 of 8722 results
Sort by: relevance publication year
Energy-Aware Clock-Frequency Assignment in Microprocessors and Memory Devices for Dynamic Voltage Scaling JOURNAL ARTICLE published June 2007 in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |
A Novel $gamma d/n,RLCG$ Transmission Line Model Considering Complex $RC(L)$ Loads JOURNAL ARTICLE published May 2007 in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems information for authors JOURNAL ARTICLE published March 2012 in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |
Table of contents JOURNAL ARTICLE published January 2017 in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |
Table of contents JOURNAL ARTICLE published May 2018 in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |
Logical effort model extension to propagation delay representation JOURNAL ARTICLE published September 2006 in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |
Exploiting Setup–Hold-Time Interdependence in Static Timing Analysis JOURNAL ARTICLE published June 2007 in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |
LCHR-TSV: Novel Low Cost and Highly Repairable Honeycomb-Based TSV Redundancy Architecture for Clustered Faults JOURNAL ARTICLE published October 2020 in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Research funded by National Natural Science Foundation of China (61904001,61974001,61704001,61874156,61674048,61834006) | Anhui Provincial Natural Science Foundation (1808085QF196,1908085QF272) | Key Projects of Natural Science Research of Universities in Anhui Province (KJ2016A001,KJ2019A0163) | Anhui Polytechnic University Research Startup Foundation (2018YQQ007) |
Stacking Signal TSV for Thermal Dissipation in Global Routing for 3-D IC JOURNAL ARTICLE published July 2014 in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |
A Multilabel Active Learning Framework for Microcontroller Performance Screening JOURNAL ARTICLE published October 2023 in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |
Optimizing Secure Deletion in Interlaced Magnetic Recording With Move-On-Cover Approach JOURNAL ARTICLE published 2024 in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Research funded by Fundamental Research Funds for the Central Universities (2019kfyXJJS090) | National Natural Science Foundation of China (61902136,61932010) |
Algorithmic study of single-layer bus routing for high-speed boards JOURNAL ARTICLE published March 2006 in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |
Dynamic Test Compaction of a Compressed Test Set Shared Among Logic Blocks JOURNAL ARTICLE published January 2024 in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |
An industrial view of electronic design automation JOURNAL ARTICLE published 2000 in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |
Energy-Efficient Multiobjective Thermal Control for Liquid-Cooled 3-D Stacked Architectures JOURNAL ARTICLE published December 2011 in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |
Fast Identification of Custom Instructions for Extensible Processors JOURNAL ARTICLE published February 2007 in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |
Exact and approximate algorithms for the extension of embedded processor instruction sets JOURNAL ARTICLE published July 2006 in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |
Logic emulation with virtual wires JOURNAL ARTICLE published June 1997 in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |
Synthesis of Active Cell Balancing Architectures for Battery Packs JOURNAL ARTICLE published November 2016 in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |
BonnCell: Automatic Cell Layout in the 7-nm Era JOURNAL ARTICLE published October 2020 in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |