FPGA-Based Implementation of RAM with Asymmetric Port Widths for Run-Time Reconfiguration

PROCEEDINGS ARTICLE published December 2007 in 2007 14th IEEE International Conference on Electronics, Circuits and Systems

Authors: R. Senhadji-Navarro | I. Garcia-Vargas | G. Jimenez-Moreno | A. Civit-Balcells